In this paper we describe practical implementation of FPGA based solution for converting signal from cameras with HD-SDI, analogue and camera link interfaces to common HDMI format. Main challenges like: frame rate equalization, image resolution adaptation and acts in case of camera connection loss are described in details. As a practical example we gave details about system with HD-SDI visible light camera, HD MWIR camera and analogue SWIR camera. In order to achieve target visibility in different day/night and meteorological conditions a multi-sensor imaging system combines signals from visible light camera, short wave infrared (SWIR) camera and medium (MWIR) or long (LWIR) wave infrared camera. Usually cameras originate from different vendor, with different interfaces, resolutions and frame rate. In order to enable further processing like image stabilization, enhancement, target tracking and image fusion, formats from all cameras should be converted to the same format.
INTRODUCTION
Multi-sensor imaging surveillance systems are under constant development and upgrade and have the large application in both civil and military defence [1] . Th e basic idea of Multi-sensor system is to combine data from diff erent types of sensors (thermal sensors [2] , colour cameras, low light cameras [3] , SWIR cameras [4] , laser range fi nders [5] , etc.), process them for better situational awareness.
One example of multi-sensor system can be found in Figure 1 , VM-SIS3-C1200T [6] with courtesy of Vlatacom Institute. In most of these systems we can fi nd a main multi-core CPU dedicated for Digital Video Signal Processing. It is usually a powerful hardware processor in which one can apply most of the Signal Processing Algorithms. Usually, the main CPU has to have unique video source input, but cameras originate from diff erent vendors and have diff erent types of interface, resolution and frame rate.
Our approach is to achieve a unifi ed interfacing solution and implement it on an FPGA [7] architecture to convert any kind of input camera interface to common HDMI [8] interface of any resolution and frame rate, according to input camera synchronization signals. In our particular case, it has also been developed a dedicated hardware platform which main parts are interface board, FPGA carrier board and main processor carrier board. For main processor we have decided to use Nvidia Jetson TX2 [9] , which has a powerful hardware structure dedicated for Video Signal Processing. Th e main accent in this paper is on FPGA implementation for collecting video input data from interface board (with diff erent types of connectors and interfaces) and converting that data into HDMI parallel data. 
SYSTEM ARCHITECTURE
Entire system block design is shown in Figure 2 . Th e main idea is to create a unifi ed video signal processing platform which takes an input from various camera interface, prepares the data for main processor, which is in this case, NVIDIA Jetson TX2, and outputs the live stream via Ethernet interface. Th is applies for single channel camera streams.
For multi-sensor platform, these modules can be multiplied, with one main processor as a master channel, which controls the other channels. NVIDIA Jetson TX2 is capable to provide multiple stream views via Ethernet interface. Th e main operator PC should be used in this case with console application that sends and receive commands to/from master channel controller. All Video Signal Processing like image fusion, tracking, motion detection, pseudo-colouring, etc. Can be implemented on NVIDIA Jetson TX2, which is multicore platform with 256 parallel GPU CUDA [10] cores.
In the input stage, chipset for input pipeline is dedicated to convert data from any camera interface to parallel data that represents an input for FPGA processing. FPGA then converts input parallel data to HDMI parallel data and outputs it towards the output chipset pipeline which then converts this data into HDMI stream in fi rst stage and to MIPI-CSI2 in the second stage. MIPI-CSI2 [11] lines are input for main Video Processing Unit (NVIDIA Jetson TX2). 
FPGA SIGNAL PROCESSING ARCHITECTURE
FPGA System Architecture is shown in Figure 3 . Th e purpose of this design is to detect the presence of input camera, converts its format to appropriate format for the main CPU and outputs that format towards the CPU.
Signals from Camera interface are being converted to parallel data stream in the input stage pipeline and that represents the input for FPGA design. Aft er the processing is done, the FPGA outputs processed data stream, according to HDMI standard towards the output pipeline, which converts parallel HDMI data to common HDMI video signal.
When Camera is present and powered on, the input stage pipeline delivers the parallel data from camera input interface. Th ese parallel data can be divided into two sections: Th e Camera Presence Detection System module is designed to monitor the input synchronization signals from camera interface. If the synchronization signals are in expected values (defi ned by constants inside the module), the Camera Presence Detection System outputs a logical 1 and enables the HDMI Driver which is driven by Camera Clock, so the live stream from camera is outputted to main CPU. If the synchronization signals are not in expected values, the Camera Presence Detection System outputs a logical 0, which enables the HDMI Driver that is driven by Local System Clock and Test Pattern image is outputted to main CPU.
Test Pattern Generator is a VHDL module designed to output Greyscale pixel data driven by Local System Clock, so that, in case of absence or malfunction of camera, the test pattern image is streamed.
Th e FPGA projects for various input camera interfaces are designed to work in 3 diff erent clock domains: Camera Clock (13.5 -74.25MHz), Global System Clock (100MHz) and Local System Clock (13.5 -74.25MHz) based on Si5338 IC [12] , which confi guration depends on input camera clock. Si5338 is a precise quad clock generator and it is confi gurable by I2C interface via main processor. Camera Input Clock is used for live streaming picture from input camera.
Local System Clock is used to stream test pattern image when input camera is not plugged or malfunctioning.
Global System Clock is used to monitor all processes in project design and to trigger resynchronization between input and output image streams in case when switching from Test Pattern to live stream and vice versa. As it is shown in the fi gures above, the PCB is designed to be modular, so it has a few connectors for interfacing a main processor board, camera interface boards (Camera Link [13] , Analog [14] , HD-SDI [15] ) and FPGA System on Module (SOM). FPGA SOM and main processor board can be a custom board, according to requirements. Camera interface board is connected to FCB according to the input camera interface type and appropriate FPGA bitstream is downloaded to FPGA SOM.
PRACTICAL IMPLEMENTATION
For Multi-sensor imaging system shown on Figure  1 , the described hardware is present on every channel. Characteristics of each channel and parameter settings can be seen in Table 1 .
Th e parameters from table describe input camera sensor characteristics as well as some core settings for FPGA projects, for each camera. It is important to notice confi guration for Local System Clock, which is confi gurable by I2C interface via main processor. For each channel there is a clock setting for transferring 30 frames per second or 60 frames per second, depending on project needs and applied video processing algorithms on main CPU. Th e Functional block design of Si5338 Clock generator can be found in Figure 6 . Th e input internal oscillator has a base frequency of 24MHz.
As we can see in the Table 1 , for Lowlight Channel size of FIFO buff er is quarter from full resolution. Th at is because in particular FPGA module there is not enough block RAMs for entire frame to store. Because of lack of memory resources, the synchronization between input and output Frame Valid signal is implemented, so we can read entire frame from beginning. Th is lack of memory can be avoided by adding one DDR4 external RAM module. FPGA used for this project is from Xilinx Kintex 7 Ultrascale plus series [16] . HDMI extended frame size 2200x1125 864x625 1650x750 Figure 6 . Functional Block Design of Si5338 Clock generator Figure 7 shows a test pattern image displayed on live stream when camera is absent or malfunctioning.
Th e System was on the fi eld test in Abu Dhabi, United Arab Emirates. Th e shown target, Hyatt Capitol Gate hotel was on the distance of 7.5 kilometres. Climate conditions were 43 degrees of Celsius outer temperature, sunny and clear. 
CONCLUSION
Th e described and implemented unifi ed solution for interfacing cameras with video processing units has proven to have a lot of advantages in comparison to most platforms currently available on the market. First of all is its modular design and reprogrammable hardware, so for any type of camera input interface, only the interface board should change. One interface board is present per one camera interface. Also, a hardware PCB is designed so that processing blocks can be easily changed (main signal processing processor and FPGA can be a matter of choice).
Th e System was on the fi eld test in Abu Dhabi, United Arab Emirates. Th e shown target, Hyatt Capitol Gate hotel was on the distance of 7.5 kilometres. Climate conditions were 43 degrees of Celsius outer temperature, sunny and clear.
